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I. INTRODUCTION
In the Field of Digital Signal Processing such as Spectral Analysis, linear filtering, correction analysis etc., Fast Fourier transform (FFT) is widely using algorithm to compute Discrete Fourier transform and its inverse. It is used in many applications such as speech, image, Radar processing [1] [2] [6] .In digital systems selecting a Power efficient multiplier plays a major role in Very Large Scale Integration (VLSI) system. Among these multiplier, the basic multiplication is implemented using booth [5] or Baugh-Wooley algorithm [3] .The bit width of the multiplier to be as wide as possible for largest operand that run on digital system. To measure and compare the efficiency of algorithm depends on complexity of multiplication, since among all operation multiplications are complicate to design [4] .In the Field of VLSI, Multiplication consumes more time and power for entire process, resulting large size and Expensive.
II. FAST FOURIER TRANSFORM
To compute Discrete Fourier transform, Fast Fourier transform is an efficient algorithm. The Basic Butterfly structure of FFT algorithm is shown in Fig.1 . A sequence of values are decomposes in to different frequency components by using Discrete Fourier transform. It is using in many applications even X (7) x (0) x (4) x (2) x (6) x (1) x (5) x (3) x (7) -1 In order to decompose Discrete Fourier transform, FFT algorithm requires log 2 N stages; each stage consists of N/2 butterfly computations. The structure of 8-point FFT Butterfly computation is shown in Fig.  2 .
Twin-Precision
The Basic technique used for unsigned binary multiplication is twin precision [7] .In an unsigned Binary multiplication each bit of first operand called binary multiplier, is multiplied with each bit of second operand, called multiplicand generates a row of Partial products. An unsigned 8-bit multiplier is shown in Figure 3 depending upon position of Multiplier bit; each row of partial product is shifted 
III. PROPOSED WORK
A signed multiplication is implemented with twin-precision using Baugh-Wooley algorithm. In many applications Signed multiplication is using rather than unsigned multiplication. The efficient algorithm used for signed multiplication is BaughWooley [4] .
It is possible to perform two multiplications without changing the way of summation using same partial product array by making unwanted partial products shown in gray to zero. Then it is possible to partition the multiplier in to two small bit multipliers to compute two multiplications in parallel. A signed 8-bit multiplication, using the Baugh-Wooley algorithm is shown in Fig.4 . Implementation of twin precision BaughWooley algorithm for 8-bits signed multiplier is shown in Fig. 5 . Three important things that differentiates unsigned multiplier with signed multiplier is (ii)There is no half adder for sign bit of 4-bit MSP multiplication that can be changed in column12,Hence added an Extra Half adder (iii)At the output of column 7 and 15 finally XOR gate had been added for inversion. it is easy to compute unsigned multiplication due to the simplicity of bandwidth implementation. While using control signals none of the partial products are negated and sign bits are set to zero.
In this Paper Fast Fourier transform is implemented using twin precision technique along with Baugh-Wooley algorithm because it has efficient Bandwidth utilization and low power consumption 
IV. SIMULATION RESULTS
Here the simulation results of Multiplier using Baugh-Wooley algorithm with twin precision technique is shown in Fig 6. The main aim of the technique is to utilize bandwidth efficiently and to increase the speed of operation. Depending upon the input operands the high order bits of the multiplier reduces the speed of operation .For large operand values by making the control signal (cntrl=0) multiplier acts as a single 8-bit multiplier and its simulation result of 8-bit multiplier is shown in Fig 6 . The Higher order bits of the multiplier is not using for small operand multiplication by making control signal (cntrl=1) multiplier splits into two parts at a time two 4-bit multipliers can perform and the simulation result of two 4-bit multiplier is shown in Fig. 7 . Here the simulation result of Fast Fourier transform using Baugh-Wooley Algorithm with Twin Precision technique is shown in Fig. 8 . The utilization of bandwidth and speed of operation is efficient by using this technique when compared with booth multiplier and modified booth multiplier. FFT. Minor modifications are needed in computation of twin-precision technique due to simplicity of this algorithm. Finally efficient signed and unsigned multiplications are utilized for the computation of FFT.
